A classification of computer architectures based on the number of concurrent Instruction and Data streams.