Instruction Set Architectures
Visualizing how CPUs handle complexity and parallelism
CISC
RISC
VLIW
← Previous
Next →
Reset